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SUMMARY 
This paper describes the potent ia l  use o f  real-time synthetic aperture radar 
(SAR) processing t o  produce 200-meter resolut ion imagery cnboard a 1983 Venus 
Orbi ter  Imaging Radar (VOIR) spacecraft. I n  the introductory section, the 
current NASA SAR processor development program and i t s  relat ionship t o  the 
VOIR appl icat ion i s  described. The VOIR SAR processing requirements are then 
defined i n  t e r n  o f  a nominal baseline design evolving from a 1977 VOIR mis -  
sion study by the Caltech Jet  Propulsion Laboratory (JPL) [3]. A candidate 
on-board SAR processor architecture compatible w i th  the VOIR requirements i s  
next described. Final ly,  detai 1 ed imp1 ementation characteristics, based upon 
current ly avai lable integrated c i rcu i ts ,  are estimated i n  terms of chip count, 
power, and weight. 
1 .O INTRODUCTION 
JPL i s  conducting a SAR processor advanced development program as pa r t  o f  
an ex is t ing NASA Research and Technology Objective and Plan (RTOP). I n  turn, 
t h i s  RTOP i s  an approved and v i t a l  element o f  the NASA End-to-End Data System 
(NEEDS) program. 
The current RTOP i s  funded t o  design and b u i l d  a real-time stand-alone 
Developmental Model SAR Processor (DMSP) f o r  operation i n  a laboratory 
environment. The DMSP w i l l  have the capabi l i ty  t o  process SEASAT-A SAR data 
a t  real-time rates t o  produce four-look, 25 meter resolut ion radar images 
covering a 20 Km swath. The objective i s  t o  demonstrate t h i s  capabi l i ty  by 
the end o f  FYI 79. 
L 
*This paper presents the resul ts of one phase o f  research carr ied out by the 
Jet Propulsion Laboratory, Cal i f o r n i a  I n s t i t u t e  o f  Technology, under 
Contract No. NAS 7-100, spomored by the National Aeronautics and Space 
Administration. 
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Since the NEEDS program i s  emphasizing the development o f  a future on-board 
processing capability, it i s  essentia? that the DMSP architecture be designed 
t o  be amenable t o  implementation f o r  on-board SAR processing applications. 
A major feature o f  the DMSP task i s  the development o f  a custom LSI device t o  
be used i n  the azimuth correlator. This device w i l l  employ current state-of 
the-art charge-coupled device (CCD) technology [l]. 
Following the MSP development, it i s  planned t o  design and bu i ld  a SAR 
processor f o r  use i n  an SAR processing experiment on-board a future space 
shutt le f l ight .  This experiment would demnstrate the a b i l i t y  of a space- 
b o w  processor to produce high-resolution mu1 t i - look radar imagery i n  real- 
time. The detai l  functional requirements inposed on t h i s  processor are in- 
tended to be representative o f  those anticipated on future earth observation 
missions [ Z ] .  
A study o f  a complete SAR system f o r  VOIR was performed during 1977. This 
paper reports on the results o f  that  study pertaining to the feas ib i l i l t y  of 
developing an on-board SAR processor fo r  VOIR. Although the SAR processor 
functional requirements assumed f o r  that  VOIR study were much less demanding 
than those imposed on the OMSP design, the VOIR processor design was adapted 
from the preliminary design developed f r o m  the WSP. 
many results from the DMSP deve lownt  program w i l l  be d i rec t l y  applicable t o  
the f i na l  design o f  an on-board SAR processor f o r  VOIR. 
2.0 NOMINAL VOIR SAR PROCESSING REQUIREMENTS 
The VOIR mission study conducted during 1977 assumed a 1983 launch date. This 
study produced a baseline mission def in i t ion and design i n  support o f  the 
current FYI78 VOIR pre-project act iv i ty .  The basel ine scenario provides for 
200-meter low resolution mapping o f  the ent i re planetary surface and 25-meter 
high resolution imagery o f  selected areas. An on-board real - t ime synthetic 
aperature radar (SAR) image processor was included i n  the proposed basel ine 
design, for the low resolution mode, i n  order t o  achieve a SAR data r a t e  re- 
duction comnensurate with the available telecomnunications l i n e  capabil i ty [3]. 
Nominal radar system design values applicable t o  establishing the necessary 
SAR processing design parameters are tabulated i n  Table 1. Using the values 
o f  Table 1, the nominal processing design parameters o f  Table 2 have been 
derived using the equations of Table 3. As noted from Table 2, coherent 
It i s  expected that 
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TABLE 1 
. NonINAL VOIR RADAR SYSTEM DESIGN VALUES 
Design Parameter 
Transmitter Frequency 
Radar Wave1 engt h 
Pul se Repet i ti on Freouency 
Interpul se Period 
Spacecraft Velocity 
Al t i tude 
Look Angle 
Incidence Angle 
Range 
Swath Width 
Antenna W i d t h 
Range Beamwidth 
Range Pul sewidth 
Range Bandwidth 
Antenna Lengrh 
Azimuth Beamwidth 
Time i n  Beam 
Azimuth Bandwidth 
Oversample Factor 
f 
;x 
PRF 
I PP 
V 
H 
0 
'i 
R 
sw 
li 
'r 
Tr 
Afr 
L 
'a 
Tbeam 
OS 
Value 
1275 Mlz 
0.235 m 
1225 Hr 
816 p s e ~  
7.14 Km/sec 
375 Km 
46' 
49O 
559 KJn 
100 Km 
2.0 m 
6.73' 
33.8 psec 
1.25 MHz 
12.0 m 
1 .12O 
1.54 sec 
1.19 KHt 
1.2 
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TABLE 2 
NWNAL VOIR RADAR PROCESSIffi P W T E R S .  
Processing Parameter 
~~ ~ 
Range Resolution 
Range Time-Bandwidth Product 
Range Compression Ratio 
Sampling Rate 
Samples Per Echo 
Sampling Window 
Pulses Coherently Integrated 
Coherent Integrat ion Time 
Azimuth Resolution 
Pulses Per Data Dump 
Time Per Data Dump 
Distance Per Data Dump 
Pulses i n  Beamwidth 
Looks 
F i l t e r  Channel s Per Look 
P r  
TBr 
RCR 
SR 
NS 
Ts 
Ncoh 
'co h 
pa 
Ndump 
'dump 
'dump 
Ntota l  
Nlook 
Nchan 
Value 
~ 
191 m 
42.25 
60 
3 Msps 
1320 
440 psec 
60 
0.049 sec 
225 m 
30 
0.0245 sec 
175 m 
1886 
30 
2 
integrat ion over 60 pulses i s  necessary t o  achieve a single-look image o f  
approximately 2 0 C m t e r  resolution. 
Analysis conducted during the FYI77 V O I R  mission study has shown tha t  range 
migration correction i s  not required f o r  the 200-meter low resolut ion mode[3]. 
This s ign i f i can t l y  s impl i f ies  the on-board computational requirements. How- 
ever, azimuth focusing computations must be updated and effected commensurate 
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TABLE 3 
RAOAR EQUATIONS 
Range Processing 
- 
t -  Ntota l  
N1ook Ncoh 
I -  Ncoh 
Nchan Ndump 
- x 
'a - L 
2v A f a  f - L 
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wlth o r b i t a l  var iat ions i n  Doppler c h i r p  ra te  and antenna beam point ing angle. 
1he.paranretric data tha t  must be provided i n  real time t o  e f fec t  these com- 
putations i s  defined i n  Figure 1. Referring t o  Figure 1, outside infonnation 
defining the spacecraft at t i tude, antenna beam angles, and the spacecraft 
state-of-motion are necessary i n  order t o  generate the proper azimuth refer- 
ence coefficients. To reduce the accuracy requirements o f  the spacecraft 
a t t i t ude  information, the proposed design o f  Figure 1 incorporates the capa- 
b i l i t y  t o  compute a ref ined measure o f  the spacecraft a t t i t ude  based on the 
characterist ics o f  the SAR data i t s e l f .  This Doppler centroid information i s  
derived by means of energy spectral analysis o f  single-look images following 
azimuth correlat ion. These calculat ions would be performed by appropriate 
microprocessors which are par t  o f  the on-board SAR processor. 
The detai led outside information requirements wi th  respect t o  parameter and 
accuracy are tabulated i n  Table 4. The c r i t e r i a  f o r  resolut ion i s  a nominal 
200 meters 525 percent. It should be noted that  the 21 Km posi t ion accuracy 
i s  based on sa t i s fac to r i l y  meeting the resolut ion requirements. This does 
impose a p ixe l  reg i s t ra t i on  e r ro r  o f  t ha t  magnitude which may o r  may not be 
accepta b l  e. 
3.0 ON-BOARD SAR PROCESSOR ARCHITECTURE 
A functional block diagrim of the proposed on-board SAH processor i s  defined 
i n  Figure 2. Referring t o  Figure 2, the data interface u n i t  receives, condi- 
tions, and d is t r ibutes incoming raw SAR video and parametric engineering data 
required t o  process SAR images. The range correlator performs the range cor- 
re la t i on  function. The azimuth correlator performs the azimuth correlat ion 
function, antenna beam point ing correction, di,gital magni tuding, and mu1 t i  
look superposition. The microprocessor contro l ler  computes the necessary 
corrections and ef fects  control functions f o r  a l l  functional elements o f  the 
processor. 
Referring t o  the processing requirements l i s t e d  i n  Table 2, the range corre- 
l a t i o n  function could be achieved with four 60-stage transversal f i l t e r s  as 
shown i n  Figure 3. The block diagram o f  Figure 3 assumes rea l  ( I )  and quad- 
rature (Q) channels from the radar receive,.. 
receiver i s  "range of fset"  so tha t  i t  only contains r e a l  components over a 
I f  the output data from the SAR 
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Figure 1 ., VOIR Azimuth Reference Function Generation 
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TABLE 4 
OUTSIDE INFORMATION REQUIREMENTS 
- 
Effec ts  of Inaccuracy - -- - 
Parameter 
-. - 
- t0.4' 
S I C  At t i t ude  
Ro l l  
P i t ch  
Yaw 
Reduced SNR t Doppler 
Ambiguity 
Antenna Be2 ! Angles 
elook 
+a, 
~ ~ 
S/C Stateof Motion 
Posi t ion 
Ve loc i ty  
Acceleratio:: 
- +O. 4' 
Reduced SNR 
Redgced SNR + Donpler 
Ambiguity 
Reduced SNR + DIjppler 
Amt i g  ri t y  
Reduced SNR + Doppler 
Ambiguity 
+1 Km 
'in Three 
Di rect ions 
- +6C m,'sec 
i n  Three 
Di rect ions 
- t O . 1  m/sec 
i n  Three 
Di rect ions 
2 
--- 
Pixe l  Regi s t r a t i a n  € r r o r  
o f  t ha t  Magnitude + 
Resolution Degradation 
Resoiution Degradation 
Resolution GeSrad; ;ion 
-. -- I- 
s ing le  channel, the range co r re la to r  implemen:.-tim of Figure 4 could be 
used. 
f i l t e r )  would provide arl output equivalent t o  t h a t  from Figure 3. 
The azimuth cor re la to r  o f  Figure 2 could bc implemented t o  meet the requi re-  
ments l i s t e d  i n  Table 2 using 60 p a r a l l e l  azimuth f i l t e r  channels as shown i n  
Figure 5. 
Use o f  two 12!.-stage transversal  f i l t e r s  (one cosine f i l t e r  and one sine 
Two f i l t e r  channels are required t o  process a s ing le look. 
v-5-8 
ti 
I i  
L 
0 
VI 
VI 
0 u 
0 
L a 
a 
c1 
P 
v-5-9 
0 
A 
Y 
x al 
m 
V-5-10 
V-5-11 
L 
c 
LL 
E 
Therefore, the implementation o f  Figure 5 i s  capable o f  
superimposing 30 looks. The d i g i t a l  magnituding and mu 
functions o f  Figure 5 are achieved as defined i n  the FY 
study report  131. 
A functional block diagram o f  a s ingle azimuth f i l t e r  c 
processing and 
t i - l ook  combining 
77 JPL VOIR mission 
annel i s  given i n  
Figure 6. The conplex m u l t i p l i e r  w s t  accomnodate 8 -b i t  complex words con- 
ta in ing 4 b i t s  o f  I and 4 b i t s  o f  Q. The accumulator reg is ter  must acconmo- 
date 600 complex words o f  up t o  28 bits. If there i s  no transfer o f  coe f f i -  
c ients between channels, a reference table would have t o  accomnodate 120 
complex coeff ic ients assuming there are 2 coef f ic ients  per range l ine.  An 
a l ternat ive design approach would be t o  store only 60 coef f ic ients  per channel 
and transfer sets o f  coeff icients between channels. 
4.0 IMPLEMENTATION CHARACTERISTICS 
Referring t o  Figure 1, the baseline design assumes CMOS-SOS technology f o r  
implementation o f  the data interface u n i t  and the microprocessor control ler .  
It appears tha t  two 16-bi t  CMOS-SOS microprocessors w i l l  accomnodate the com- 
putational load f o r  the control ler .  
Charge-coupled device (CCD) transversal f i l t e r  chips are assumed f o r  the 
range correlator implemantation. This i s  based Jn having a f ixed d i g i t a i  
reference function. 
Implementation o f  the azimuth correlator i s  assumed t o  be accomplished wi th  
ex is t ing CMOS-SOS chip designs so t ha t  i t  i s  not dependent upon the custom 
d i g i t a l  CCD chip being developed f o r  the DMSP. Assuming a mask change i s  
made t o  two ex is t ing universal array CMOS-SOS chips t o  accomplish the complex 
mul t ip ly  and add function o f  Figure 6, 15 chips would be required per azimuth 
f i l t e r  channel wi th a per channel power requirement of 0.35 wat ts .  
Based upon the foregoing assumptions, a chip count has been made f o r  imple- 
mentation of each functional block o f  Figure 1. The required number o f  chips, 
wi th  the associated power and weight es t imates  t o  implement the V O I R  on-board 
SAR processor of Figure 2, a r e  tabulated i n  Table 5. 
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. _  1 
Power Weight 
Function Chips (Watts ) (Kg) 
Data Interface Unit 60 4 1.5 
Range Correlator 10 1 0.5 
Azimuth Correlator 1050 30 24 
Controller 170 20 4 
Totals 1290 55 30 
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